

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): PARENT et al.

Serial No.: 10/799,742

Group Art Unit: 2827

RECEIVED
CENTRAL FAX CENTER

Filed: March 12, 2004

Examiner: Mai, Son Luu

FEB 28 2006

Title: Method and Circuit for Reducing
Defect Current From Array Element
Failures in Random Access Memories

Attorney Docket No.: CD03011

**AMENDMENT AFTER FINAL ACTION
(37 C.F.R. §1.116)**

Entry is approved
03/11/06.

5 Mail Stop AF
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

10 A. Introductory Comments

The following is submitted in response to the FINAL Office Action dated October 31, 2005 and is currently due February 28, 2006, with a one month extension.

15

03/01/2006 SDENB0B1 00000066 502087 10799742

01 FC:1251 120.00 DA
20

25

37 C.F.R. §1.8

I hereby certify that this correspondence is being

30 transmitted via facsimile to the United States Patent and Trademark Office to fax number: 1-571-273-8300
Date of Transmittal: FEBRUARY 28, 2006

[] deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents,
P.O. Box 1450, Alexandria VA 22313-1450.

35 Date of Deposit: _____

Typed/Printed Name: Bradley T. Sako40 Signature: Brady